

# SUIT

## Secure Undervolting with Instruction Traps

Daniel Gruss, Jonas Juffinger


Graz University of Technology



**RSTCON**  
Savannah, GA 2024



## ENERGY FORECAST




0.09%

0.40%


in Data





**Why is Rowhammer still not solved?**













Cells leak faster upon proximate accesses → Rowhammer



Cells leak faster upon proximate accesses → Rowhammer



Cells leak faster upon proximate accesses → Rowhammer




bit flips in row 2!




Cells leak faster upon proximate accesses → Rowhammer


# #1 - Single-sided hammering



# #1 - Single-sided hammering




# #1 - Single-sided hammering







# #1 - Single-sided hammering




# #1 - Single-sided hammering




# #1 - Single-sided hammering




## #2 - Double-sided hammering




## #2 - Double-sided hammering




## #2 - Double-sided hammering



## #2 - Double-sided hammering




## #2 - Double-sided hammering





## #2 - Double-sided hammering





**HAMMERING  
TWO ROWS**




**HAMMERING  
TWO ROWS**




**HAMMERING  
A SINGLE ROW**


### #3 - One-location hammering




### #3 - One-location hammering




### #3 - One-location hammering



### #3 - One-location hammering




### #3 - One-location hammering







### #3 - One-location hammering











... create bad incentives.




... create bad incentives.

- A “bit” more reliability



... create bad incentives.


- A “bit” more reliability
- Why not ECC everywhere?



... create bad incentives.

- A “bit” more reliability
- Why not ECC everywhere?

→ What incentives does it create?




... create bad incentives.

- A “bit” more reliability
- Why not ECC everywhere?

→ What incentives does it create?







... create bad incentives.


- A “bit” more reliability
- Why not ECC everywhere?


→ What incentives does it create?


Mobile vendors since 2018: let's add ECC by default












































Fundamental problem:






Fundamental problem:

- we assume what is still reliable




Fundamental problem:

- we assume what is still reliable
- we don't change the game **at all**




Fundamental problem:


- we assume what is still reliable
  - we don't change the game **at all**
- one flip too much is still all what it needs





Fundamental problem:

- we assume what is still reliable
  - we don't change the game **at all**
- one flip too much is still all what it needs
- attacker does not care whether that “one flip too much” is with or without ECC








































**Security for Efficiency?**









- Increasing DRAM energy efficiency and performance increases bit flips



- Increasing DRAM energy efficiency and performance increases bit flips
- Bit flips worsen system security




- Increasing DRAM energy efficiency and performance increases bit flips
- Bit flips worsen system security
- If bit flips would only degrade performance but **no** security




- Increasing DRAM energy efficiency and performance increases bit flips
- Bit flips worsen system security
- If bit flips would only degrade performance but **no** security
- We could optimize for the **sweet spot** of energy efficiency and performance without security implications








Make bit flips degrade performance **without** impacting security




Make bit flips degrade performance **without** impacting security

- Cryptographic MAC




Make bit flips degrade performance **without** impacting security

- Cryptographic MAC
- Detect **any** number of bit flips



Make bit flips degrade performance **without** impacting security

- Cryptographic MAC
- Detect **any** number of bit flips
- Correction by **brute-force** search for correct data





# Errors	# MAC Comp.	Avg Duration
1	17	11 ns
2	771	3.68 $\mu$ s
3	33 800	124 $\mu$ s
4	$1.51 \times 10^6$	6.65 ms
5	$6.91 \times 10^7$	261 ms
6	$3.07 \times 10^9$	12.8 s
7	$1.21 \times 10^{11}$	9.11 min
8	$5.72 \times 10^{12}$	6.11 h









- Silent data corruption less than once per  $10^9$  billion years




- Silent data corruption less than once per  $10^9$  billion years
- Second preimage after hammering for one year:  $9.75 \cdot 10^{-5} \%$



- Silent data corruption less than once per  $10^9$  billion years
- Second preimage after hammering for one year:  $9.75 \cdot 10^{-5} \%$
- Erroneous correction of 8-bit errors: 0.0161 %

On average less than 0.75 % overhead



# Overclocking

# Undervolting

## System Information Core

## Manual Tuning

## All Controls

## Core

## Graphics

## Stress Test

## Profiles

Reference Clock 103.2258 MHz Max Non Turbo Boost Ratio 34 x

Turbo Boost Short Power Max Enable ☒ Turbo Boost Short Power Max 1200.000 W

Disable Enable

Turbo Boost Power Max 1050.000 W Turbo Boost Power Time Window 0.00097656 Seconds

Core Current Limit 300.000 A Additional Turbo Voltage 0.00000 mV

Multipliers

1 Active Core 42 x

2 Active Cores 42 x

3 Active Cores 42 x

4 Active Cores 42 x

4 Active Cores

Default 38 x  
Active 38 x  
Proposed 42 x

Graphics

Processor Graphics Current Limit 300.000 A

Limits the maximum ratio that the processor can use while four cores are active.

Core	Default	Proposed
Reference Clock	101.0526 MHz	103.2258 MHz
Max Non Turbo Boost Ratio	34 x	34 x
Max Non-Turbo Boost CPU Sp...	3.436 GHz	3.510 GHz
Max Turbo Boost CPU Speed	4.042 GHz	4.335 GHz
1 Active Core	40 x	42 x
2 Active Cores	40 x	42 x
3 Active Cores	39 x	42 x
4 Active Cores	38 x	42 x
Turbo Boost Power Max	1000.000 W	1050.000 W
Turbo Boost Short Power Max	1200.000 W	1200.000 W
Turbo Boost Short Power Max...	Enable	Enable
Turbo Boost Power Time Wind...	0.00097656 S...	0.00097656 S...
Core Current Limit	300.000 A	300.000 A
Additional Turbo Voltage	0.00000 mV	0.00000 mV
Graphics	Default	Proposed
Processor Graphics Current LL...	300.000 A	300.000 A

Apply

Discard

Save to Profile

Force Reboot



☒ CPU Core Temperature  
37 °C☒ CPU Utilization  
3 %☒ Processor Frequency  
3.54 GHz☒ Memory Utilization  
2708 MB☒ CPU Total TDP  
15 WCPU Utilization  
3 %Graphics Frequency  
354 MHzReference Clock Frequency  
101.0 MHzMemory Frequency  
1617 MHzMemory Utilization  
2708 MBActive Core Count  
1CPU Core Temperature 1  
36 °CCPU Core Temperature 2  
36 °CCPU Core Temperature  
36 °CCPU Total TDP  
16 WCPU Core Temperature 2  
36 °CCPU Core Temperature 3  
36 °C

CPU Throttling

0 %


iACore TDP  
10 WCPU Core Temperature 3  
36 °CCPU Core Temperature 4  
36 °CProcessor Frequency  
3.54 GHzGraphics TDP  
0 WCPU Core Temperature 4  
36 °CCPU Core Temperature 4  
36 °C

5 Minutes





**IF MY SYSTEMS RAN UNDERVOLTED  
TOTALLY FINE FOR 10 YEARS**



**WHY DO WE  
WASTE 40% ENERGY?**






```
uint64_t multiplier = 0x1122334455667788;
uint64_t correct    = 0xdeadbeef * multiplier;
uint64_t var        = 0xdeadbeef * multiplier;


while (var == correct)
{
    var = 0xdeadbeef * multiplier;
}
uint64_t flipped_bits = var ^ correct;
```





**Can we make this secure?**

# Performance Improvement and Power Savings (as a graph)




CPU	$V_{off}$	Score	Power	Freq.	Energy Eff.
i5-1035G1	-70 mV	+6.0 %	-0.1 %	+8.5 %	+6.1 %
	-97 mV	+7.9 %	-0.5 %	+12 %	+8.4 %
i9-9900K	-70 mV	+2.2 %	-7.2 %	+2.6 %	+10 %
	-97 mV	+3.8 %	-16 %	+3.3 %	+23 %
7700X*	-70 mV	+1.4 %	-9.8 %	+1.8 %	+12 %
	-97 mV	+1.9 %	-15 %	+1.8 %	+20 %







Problem: Reliability Issues



Problem: **Security** Issues




Up to a 150 mV variation in instruction voltage requirement.





# Some Instruction Produce Faulty Results




Instruction	IMUL	VOR*	AESENC	VXOR*	VANDN*	VAND*	VSQRTPD	VPCLMULQDQ	VPSRAD	VPCMP*	VPMAX*	VPADDQ
Number of Faults	79	47	40	40	30	28	24	16	9	5	3	1













































































































CPU	$V_{off}$	Score	Power	Freq.	Energy Eff.
i5-1035G1	-70 mV	+6.0 %	-0.1 %	+8.5 %	+6.1 %
	-97 mV	+7.9 %	-0.5 %	+12 %	+8.4 %
i9-9900K	-70 mV	+2.2 %	-7.2 %	+2.6 %	+10 %
	-97 mV	+3.8 %	-16 %	+3.3 %	+23 %
7700X*	-70 mV	+1.4 %	-9.8 %	+1.8 %	+12 %
	-97 mV	+1.9 %	-15 %	+1.8 %	+20 %









CPU <sub>cores</sub> OS			70 mV Undervolt						97 mV Undervolt					
			SPEC <sub>gmean</sub>	SPEC <sub>median</sub>	525.x264	SPEC <sub>noSIMD</sub>	Nginx	VLC	SPEC <sub>gmean</sub>	SPEC <sub>median</sub>	525.x264	SPEC <sub>noSIMD</sub>	Nginx	VLC
A <sub>1</sub>	fV	Pwr	-5.62 %	-7.05 %	-7.05 %	-7.05 %	-3.55 %	-3.88 %	-9.75 %	-10.9 %	-12.1 %	-14.8 %	-5.81 %	-6.30 %
		Perf.	-0.25 %	-1.31 %	-1.31 %	+2.97 %	+0.50 %	-0.39 %	+0.80 %	+1.35 %	0.06 %	+3.45 %	+1.20 %	+0.18 %
		Eff.	+5.70 %	+6.18 %	+6.18 %	+10.8 %	+4.20 %	+3.63 %	+11.7 %	+13.7 %	+13.8 %	+21.4 %	+7.44 %	+6.92 %
A <sub>4</sub>	fV	Pwr	-4.62 %	-0.11 %	-6.92 %	-7.41 %	-0.97 %	-1.00 %	-8.87 %	-8.67 %	-13.1 %	-16.2 %	-1.57 %	-1.57 %
		Perf.	-3.93 %	-0.04 %	-7.87 %	+1.82 %	-0.26 %	-0.58 %	-3.58 %	-3.47 %	-7.25 %	+1.84 %	-0.14 %	-0.53 %
		Eff.	+0.72 %	0.07 %	-1.01 %	+9.97 %	+0.72 %	+0.43 %	+5.80 %	+5.70 %	+6.70 %	+21.6 %	+1.45 %	+1.05 %
A <sub>∞</sub>	e	Pwr	-7.50 %	-7.58 %	-5.40 %	-7.50 %	-7.24 %	-7.24 %	-12.3 %	-12.4 %	-10.3 %	-16.6 %	-12.1 %	-12.1 %
		Perf.	-41.6 %	-11.8 %	+6.16 %	+1.42 %	-98.5 %	-91.9 %	-41.9 %	-11.9 %	+6.10 %	+1.42 %	-98.5 %	-91.9 %
		Eff.	-36.9 %	-4.51 %	+12.2 %	+9.63 %	-98.3 %	-91.2 %	-33.7 %	+0.58 %	+18.3 %	+21.6 %	-98.3 %	-90.7 %
B <sub>∞</sub>	f	Pwr	-8.14 %	-7.80 %	-7.80 %	-9.13 %	-4.42 %	-4.43 %	-11.5 %	-10.8 %	-10.8 %	-14.1 %	-6.71 %	-6.73 %
		Perf.	-7.82 %	-7.83 %	-9.25 %	+0.42 %	-2.50 %	-2.52 %	-10.3 %	-10.8 %	-12.2 %	+0.58 %	-2.30 %	-2.33 %
		Eff.	+0.34 %	-0.03 %	-1.57 %	+10.5 %	+2.01 %	+2.00 %	+1.40 %	0.05 %	-1.57 %	+17.1 %	+4.73 %	+4.72 %
	e	Pwr	-9.18 %	-8.02 %	-10.8 %	-9.18 %	-9.79 %	-9.79 %	-14.4 %	-13.3 %	-15.9 %	-14.4 %	-14.9 %	-14.9 %
		Perf.	-26.4 %	-5.12 %	+14.5 %	-0.54 %	-95.7 %	-79.8 %	-26.1 %	-5.25 %	+18.5 %	0.01 %	-95.7 %	-79.8 %
		Eff.	-19.0 %	+3.15 %	+28.3 %	+9.51 %	-95.3 %	-77.6 %	-13.7 %	+9.26 %	+40.9 %	+16.8 %	-95.0 %	-76.2 %
C <sub>∞</sub>	fV	Pwr	-5.64 %	-7.05 %	-7.05 %	-6.12 %	-3.56 %	-4.03 %	-9.78 %	-11.2 %	-12.1 %	-14.1 %	-5.83 %	-6.55 %
		Perf.	-0.85 %	-1.92 %	-1.92 %	+3.53 %	+0.33 %	-1.12 %	+0.19 %	+0.19 %	-0.55 %	+3.79 %	+1.03 %	-0.57 %
		Eff.	+5.07 %	+5.53 %	+5.53 %	+10.3 %	+4.04 %	+3.03 %	+11.0 %	+12.8 %	+13.1 %	+20.8 %	+7.28 %	+6.40 %

%	+2.97 %	+0.50 %	+0.55 %	+0.88 %	+1.55 %	+0.88 %	+3.45 %	+1.28 %	+0.18 %
%	+10.8 %	+4.20 %	+3.63 %	+11.7 %	+13.7 %	+13.8 %	+21.4 %	+7.44 %	+6.92 %
%	−7.41 %	−0.97 %	−1.00 %	−8.87 %	−8.67 %	−13.1 %	−16.2 %	−1.57 %	−1.57 %
%	+1.82 %	−0.26 %	−0.58 %	−3.58 %	−3.47 %	−7.25 %	+1.84 %	−0.14 %	−0.53 %
%	+9.97 %	+0.72 %	+0.43 %	+5.80 %	+5.70 %	+6.70 %	+21.6 %	+1.45 %	+1.05 %
%	−7.50 %	−7.24 %	−7.24 %	−12.3 %	−12.4 %	−10.3 %	−16.6 %	−12.1 %	−12.1 %
%	+1.42 %	−98.5 %	−91.9 %	−41.9 %	−11.9 %	+6.10 %	+1.42 %	−98.5 %	−91.9 %
%	+9.63 %	−98.3 %	−91.2 %	−33.7 %	+0.58 %	+18.3 %	+21.6 %	−98.3 %	−90.7 %
%	−9.13 %	−4.42 %	−4.43 %	−11.5 %	−10.8 %	−10.8 %	−14.1 %	−6.71 %	−6.73 %
%	+0.42 %	−2.50 %	−2.52 %	−10.3 %	−10.8 %	−12.2 %	+0.58 %	−2.30 %	−2.33 %
%	+10.5 %	+2.01 %	+2.00 %	+1.40 %	0.05 %	−1.57 %	+17.1 %	+4.73 %	+4.72 %
%	−9.18 %	−9.79 %	−9.79 %	−14.4 %	−13.3 %	−15.9 %	−14.4 %	−14.9 %	−14.9 %
%	−0.54 %	−95.7 %	−79.8 %	−26.1 %	−5.25 %	+18.5 %	0.01 %	−95.7 %	−79.8 %
%	+9.51 %	−95.3 %	−77.6 %	−13.7 %	+9.26 %	+40.9 %	+16.8 %	−95.0 %	−76.2 %
%	−6.12 %	−3.56 %	−4.03 %	−9.78 %	−11.2 %	−12.1 %	−14.1 %	−5.83 %	−6.55 %
%	+3.53 %	+0.33 %	−1.12 %	+0.19 %	+0.19 %	−0.55 %	+3.79 %	+1.03 %	−0.57 %
%	+10.3 %	+4.04 %	+3.03 %	+11.0 %	+12.8 %	+13.1 %	+20.8 %	+7.28 %	+6.40 %

%	+2.97 %	+0.50 %	+0.55 %	+0.88 %	+1.55 %	+0.88 %	+3.45 %	+1.28 %	+0.18 %
%	+10.8 %	+4.20 %	+3.63 %	+11.7 %	+13.7 %	+13.8 %	+21.4 %	+7.44 %	+6.92 %
%	−7.41 %	−0.97 %	−1.00 %	−8.87 %	−8.67 %	−13.1 %	−16.2 %	−1.57 %	−1.57 %
%	+1.82 %	−0.26 %	−0.58 %	−3.58 %	−3.47 %	−7.25 %	+1.84 %	−0.14 %	−0.53 %
%	+9.97 %	+0.72 %	+0.43 %	+5.80 %	+5.70 %	+6.70 %	+21.6 %	+1.45 %	+1.05 %
%	−7.50 %	−7.24 %	−7.24 %	−12.3 %	−12.4 %	−10.3 %	−16.6 %	−12.1 %	−12.1 %
%	+1.42 %	−98.5 %	−91.9 %	−41.9 %	−11.9 %	+6.10 %	+1.42 %	−98.5 %	−91.9 %
%	+9.63 %	−98.3 %	−91.2 %	−33.7 %	+0.58 %	+18.3 %	+21.6 %	−98.3 %	−90.7 %
%	−9.13 %	−4.42 %	−4.43 %	−11.5 %	−10.8 %	−10.8 %	−14.1 %	−6.71 %	−6.73 %
%	+0.42 %	−2.50 %	−2.52 %	−10.3 %	−10.8 %	−12.2 %	+0.58 %	−2.30 %	−2.33 %
%	+10.5 %	+2.01 %	+2.00 %	+1.40 %	0.05 %	−1.57 %	+17.1 %	+4.73 %	+4.72 %
%	−9.18 %	−9.79 %	−9.79 %	−14.4 %	−13.3 %	−15.9 %	−14.4 %	−14.9 %	−14.9 %
%	−0.54 %	−95.7 %	−79.8 %	−26.1 %	−5.25 %	+18.5 %	0.01 %	−95.7 %	−79.8 %
%	+9.51 %	−95.3 %	−77.6 %	−13.7 %	+9.26 %	+40.9 %	+16.8 %	−95.0 %	−76.2 %
%	−6.12 %	−3.56 %	−4.03 %	−9.78 %	−11.2 %	−12.1 %	−14.1 %	−5.83 %	−6.55 %
%	+3.53 %	+0.33 %	−1.12 %	+0.19 %	+0.19 %	−0.55 %	+3.79 %	+1.03 %	−0.57 %
%	+10.3 %	+4.04 %	+3.03 %	+11.0 %	+12.8 %	+13.1 %	+20.8 %	+7.28 %	+6.40 %





- Decade-old problems like Rowhammer can be solved with **principled security**



- Decade-old problems like Rowhammer can be solved with **principled security**
- Adding security can **increase efficiency**





- Decade-old problems like Rowhammer can be solved with **principled security**
- Adding security can **increase efficiency**
- New and unexplored area that needs a lot more research

This research was made possible by generous funding from:



Funded by  
the European Union



European Research Council  
Established by the European Commission

SPyCoDe FWF

Der Wissenschaftsfonds.



Red Hat



European Research Council (ERC project FSSEC 101076409), FWF SFB project SPyCoDe F8504, NSF grants 1813004, 2217020, 2316201, and research grants and gifts from Red Hat, Google, Intel, and Cisco. This work has benefitted from Dagstuhl Seminar 22341 (PEACHES). Any opinions, findings, and conclusions or recommendations expressed in this paper are those of the authors and do not necessarily reflect the views of the funding parties.

# SUIT

## Secure Undervolting with Instruction Traps

Daniel Gruss, Jonas Juffinger

Graz University of Technology



**RSTCON**  
Savannah, GA 2024