

| Not So Secure TSC

Co-location Detection on AMD SEV-SNP
Confidential Virtual Machines

Jonas Juffinger, Sudheendra Raghav Neela, Daniel Gruss

23rd International Conference on Applied Cryptography and Network Security



AMD SEV-SNP's SecureTSC



AMD

→ SEV-SNP's SecureTSC


Secure
Encrypted
Virtualization

Virtualization

- AMD SVM (or AMD-V)
- Intel VT-x


Virtualization

- AMD SVM (or AMD-V)
- Intel VT-x




Virtualization

- AMD SVM (or AMD-V)
- Intel VT-x




Cross VM Side-Channel Attacks



Cross VM Side-Channel Attacks

Prerequisite:
Co-located
Virtual Machines



Confidential Computing

- De-coupling customers from the cloud provider.
- Instead, rely on the hardware being authentic (proved via attestation)




AMD

→ SEV-SNP's SecureTSC

Secure
Encrypted
Virtualization

AMD Secure Encrypted Virtualization (SEV)





AMD

→ SEV-SNP's SecureTSC

Secure
Encrypted
Virtualization

Secure
Nested
Paging

AMD SEV Secure Nested Paging (SEV-SNP)

- Memory enforcement checks and protection
- Prevents a malicious hypervisor from attacking memory
- New features:
 - SecureTSC
 - Trusted CPUID data
 - Flexible VM attestation
 - Disallowing Instruction Based Sampling
 - Obfuscating VM Save State Area registers

AMD SEV Secure Nested Paging (SEV-SNP)

- Memory enforcement checks and protection
- Prevents a malicious hypervisor from attacking memory
- New features:
 - **SecureTSC**
 - Trusted CPUID data
 - Flexible VM attestation
 - Disallowing Instruction Based Sampling
 - Obfuscating VM Save State Area registers




AMD

→ SEV-SNP's SecureTSC

Secure
Encrypted
Virtualization

Secure
Nested
Paging




The Time-Stamp Counter (TSC)

- Model-Specific Register (MSR):
 - high-resolution
 - monotonically-increasing
 - performance-monitoring
- RDMSR, WRMSR
- RDTSC
- RDTSCP
- On Linux:
 - gettimeofday
 - clock_gettime

The TSC is Interceptable

Virtual Machine



```
XOR RAX, RAX;  
XOR RCX, RCX;  
XOR RDX, RDX;  
  
MOV RAX, 0x0124;  
MOV RDX, 0x4210;  
  
MUL RDX;  
MOV RCX, RDX;  
  
RDTSC;  
  
MOV RAX, RDI;  
SAL RAX, 32;  
OR RAX, RDX;
```



VMCB

- Intercept Instructions
 - CPUID
 - RDTSC
 - HLT
- Intercept Events
 - Shutdown
- Controls
 - TLB_CONTROL
- VM State
 - Control Registers
 - Debug Registers
 - Instruction Pointer

The TSC is Interceptable




- VMCB
- Intercept Instructions
 - CPUID
 - RDTSC
 - HLT
 - Intercept Events
 - Shutdown
 - Controls
 - TLB_CONTROL
 - VM State
 - Control Registers
 - Debug Registers
 - Instruction Pointer

The TSC is Interceptable

Virtual Machine

```
XOR RAX, RAX;  
XOR RCX, RCX;  
XOR RDX, RDX;  
  
MOV RAX, 0x0124;  
MOV RDX, 0x4210;  
  
MUL RDX;  
MOV RCX, RDX;  
  
RDTSC;  
  
MOV RAX, RDI;  
SAL RAX, 32;  
OR RAX, RDX;
```


Hypervisor



VMCB

- Intercept Instructions
 - CPUID
 - RDTSC
 - HLT
- Intercept Events
 - Shutdown
- Controls
 - TLB_CONTROL
- VM State
 - Control Registers
 - Debug Registers
 - Instruction Pointer

The TSC is Interceptable




- VMCB
- Intercept Instructions
 - CPUID
 - **RDTSC**
 - HLT
 - Intercept Events
 - Shutdown
 - Controls
 - TLB_CONTROL
 - VM State
 - Control Registers
 - Debug Registers
 - Instruction Pointer

The TSC is Interceptable

Virtual Machine

```
XOR RAX, RAX;  
XOR RCX, RCX;  
XOR RDX, RDX;  
  
MOV RAX, 0x0124;  
MOV RDX, 0x4210;  
  
MUL RDX;  
MOV RCX, RDX;  
  
RDTSC;  
  
MOV RAX, RDI;  
SAL RAX, 32;  
OR RAX, RDX;
```



VMCB

- Intercept Instructions
 - CPUID
 - **RDTSC**
 - HLT
- Intercept Events
 - Shutdown
- Controls
 - TLB_CONTROL
- VM State
 - Control Registers
 - Debug Registers
 - Instruction Pointer

SecureTSC

- Secure method for SEV-SNP VMs to access the Time-Stamp Counter.
- The hypervisor's TSC and VM's SecureTSC are independent.

SystemTSC

Two parameters about SecureTSC (known by the VM):

- SecureTSC Scale
- SecureTSC Offset

$$\text{SecureTSC} = \text{TSC_Scale} \times \text{SystemTSC} + \text{TSC_Offset}$$

SystemTSC

Two parameters about SecureTSC (known by the VM):

- SecureTSC Scale
- SecureTSC Offset

$$\text{SecureTSC} = \text{TSC_Scale} \times \text{SystemTSC} + \text{TSC_Offset}$$

$$\text{SystemTSC} = \frac{\text{SecureTSC} - \text{TSC_Offset}}{\text{TSC_Scale}}$$

SystemTSC

Two parameters about SecureTSC (known by the VM):

- SecureTSC Scale
- SecureTSC Offset


$$\text{SecureTSC} = \text{TSC_Scale} \times \text{SystemTSC} + \text{TSC_Offset}$$

$$\text{SystemTSC} = \frac{\text{SecureTSC} - \text{TSC_Offset}}{\text{TSC_Scale}}$$

Same for every SEV-SNP VM on the same physical machine!


Cross VM Side-Channel Attacks

Prerequisite:
Co-located
Virtual Machines




Cross VM Side-Channel Attacks

$$\text{SystemTSC} = \frac{\text{SecureTSC} - \text{TSC_Offset}}{\text{TSC_Scale}}$$




Prerequisite:
Co-located
Virtual Machines

Same for every SEV-SNP VM on the
same physical machine!





TsCupid





TsCupid

A Network Protocol for Co-location Detection












Co-locating Attackers




Targeted Guest



Co-locating Attackers




Targeted Guest




Three Challenges


1. Network Latency
2. Staleness
3. Co-location Determination



1. Network Latency




1. Network Latency




Three Challenges


1. Network Latency
2. Staleness
3. Co-location Determination




2. Staleness




2. Staleness



2. Staleness



2. Staleness




2. Staleness

Normalized Timestamp

$$T2'_A = T1_A + \left[\frac{Freq_A}{Freq_{Srv}} \times (T2_{Srv} - T1_{Srv}) \right]$$

Three Challenges


1. Network Latency
2. Staleness
3. Co-location Determination



Three Challenges


1. Network Latency
2. Staleness
3. Co-location Determination


$$|T_A - T_B| < \theta$$



Experimental Setup


- Local AMD EPYC 7313P
- 16 co-located SEV-SNP VMs
- 17 thresholds θ for co-location determination from $8\mu\text{s}$ to 0.5s
- 100 experiments with and without network stress
- 3400 experiments in total







TsCupid Evaluation

- Threshold for co-location determination $\theta = 0.13\text{s}$
- 100% detection rate
- 4ms on average to detect



TsCupid Evaluation

- Threshold for co-location determination $\theta = 0.13\text{s}$
- 100% detection rate
- 4ms on average to detect




Much shorter than power-on delay options on server motherboards (usually $\sim 1\text{s}$)

How Do We Fix This?

Mitigation


Cross VM
Side-Channel
Attacks



Prerequisite:
Co-located
Virtual Machines


Same for every SEV-SNP VM on the
same physical machine!

Mitigation



Mitigation

Cross VM
Side-Channel
Attacks



$$\text{SystemTSC} = \frac{\text{SecureTSC} - \text{TSC_Offset}}{\text{TSC_Scale}}$$

Same for every SEV-SNP VM on the same physical machine!

Two parameters about SecureTSC:

- SecureTSC Scale
- SecureTSC Offset

Used for Live Migration

Responsible Disclosure

- From March - April 2024, we reported this issue
- AMD acknowledged our findings, but stated that co-location falls outside their current threat model for SEV-SNP VMs and that they will not fix it.

Conclusion

- AMD added SecureTSC without thinking about potential side channels
- This is a pretty common problem
- Please include side channels into your threat models

Acknowledgments

This research was made possible by generous funding from:



Supported in part by the European Research Council(ERC project FSSEC 101076409) and the Austrian Science Fund (FWF SFB project SPyCoDe 10.55776/F85 and FWF project NeRAM I6054). Additional funding was provided by generous gifts from Red Hat, Google, and Intel. Any opinions, findings, and conclusions or recommendations expressed in this paper are those of the authors and do not necessarily reflect the views of the funding parties.

| Not So Secure TSC

Co-location Detection on AMD SEV-SNP
Confidential Virtual Machines



Jonas Juffinger, Sudheendra Raghav Neela, Daniel Gruss


jonasjuffinger.com

snee.la

gruss.cc

23rd International Conference on Applied Cryptography and Network Security

AMD SEV with Encrypted State (SEV-ES)



Like Clockwork: A Systematic Analysis of AMD SEV-SNP's SecureTSC

Sudheendra Raghav Neela

Advisors:
Jonas Juffinger, Daniel Gruss

12.12.24



AMD SEV-SNP's SecureTSC



AMD

→ SEV-SNP's SecureTSC

Secure
Encrypted
Virtualization




AMD

→ SEV-SNP's SecureTSC

Secure
Encrypted
Virtualization


Secure
Nested
Paging





SecureTSC


- Secure method for SEV-SNP VMs to access the Time-Stamp Counter.
- The hypervisor's TSC and VM's SecureTSC is independent.
- The hypervisor cannot influence the guest's SecureTSC, except through the Desired TSC Frequency

Hypervisor-Set Desired TSC Frequency











VM Control Block

- Intercept Instructions
 - CPUID
 - RDTSC
 - HLT
- Intercept Events
 - Shutdown
- Controls
 - TLB_CONTROL
- VM State
 - Control Registers
 - Debug Registers
 - Instruction Pointer

The Time-Stamp Counter (TSC)




The Time-Stamp Counter (TSC)



Virtual Machine

```
XOR RAX, RAX;  
XOR RCX, RCX;  
XOR RDX, RDX;  
  
MOV RAX, 0x0124;  
MOV RDX, 0x4210;  
  
MUL RDX;  
MOV RCX, RDX;  
  
RDTSC;  
  
MOV RAX, RDI;  
SAL RAX, 32;  
OR RAX, RDX;
```

Hypervisor




- Intercept Instructions
 - CPUID
 - RDTSC
 - HLT
- Intercept Events
 - Shutdown
- Controls
 - TLB_CONTROL
- VM State
 - Control Registers
 - Debug Registers
 - Instruction Pointer

Virtual Machine

```
XOR RAX, RAX;  
XOR RCX, RCX;  
XOR RDX, RDX;  
  
MOV RAX, 0x0124;  
MOV RDX, 0x4210;  
  
MUL RDX;  
MOV RCX, RDX;  
  
RDTSC;  
  
MOV RAX, RDI;  
SAL RAX, 32;  
OR RAX, RDX;
```

Hypervisor




VM Behavior

- Intercept Instructions
 - CPUID
 - RDTSC
 - HLT
- Intercept Events
 - Shutdown
- Controls
 - TLB_CONTROL
- VM State
 - Control Registers
 - Debug Registers
 - Instruction Pointer

Virtual Machine

```
XOR RAX, RAX;  
XOR RCX, RCX;  
XOR RDX, RDX;  
  
MOV RAX, 0x0124;  
MOV RDX, 0x4210;  
  
MUL RDX;  
MOV RCX, RDX;  
  
RDTSC;  
  
MOV RAX, RDI;  
SAL RAX, 32;  
OR RAX, RDX;
```


Hypervisor



- Intercept Instructions
 - CPUID
 - RDTSC
 - HLT
- Intercept Events
 - Shutdown
- Controls
 - TLB_CONTROL
- VM State
 - Control Registers
 - Debug Registers
 - Instruction Pointer

Virtual Machine

```
XOR RAX, RAX;  
XOR RCX, RCX;  
XOR RDX, RDX;  
  
MOV RAX, 0x0124;  
MOV RDX, 0x4210;  
  
MUL RDX;  
MOV RCX, RDX;  
  
RDTSC;  
  
MOV RAX, RDI;  
SAL RAX, 32;  
OR RAX, RDX;
```




- Intercept Instructions
 - CPUID
 - RDTSC
 - HLT
- Intercept Events
 - Shutdown
- Controls
 - TLB_CONTROL
- VM State
 - Control Registers
 - Debug Registers
 - Instruction Pointer

Virtual Machine


```
XOR RAX, RAX;  
XOR RCX, RCX;  
XOR RDX, RDX;  
  
MOV RAX, 0x0124;  
MOV RDX, 0x4210;  
  
MUL RDX;  
MOV RCX, RDX;  
  
RDTSC;  
  
MOV RAX, RDI;  
SAL RAX, 32;  
OR RAX, RDX;
```


Hypervisor





- Intercept Instructions
 - CPUID
 - RDTSC
 - HLT
- Intercept Events
 - Shutdown
- Controls
 - TLB_CONTROL


- VM State
 - Control Registers
 - Debug Registers
 - Instruction Pointer

















SecureTSC


- Secure method for SEV-SNP VMs to access the Time-Stamp Counter.
- “Guests that run with SecureTSC enabled are not expected to perform writes to the TSC MSR. If such a write occurs, subsequent TSC values read are undefined.”
- “The P0 frequency value is not used...”

- AMD APM 15.36.18 Secure TSC









Resetting SecureTSC

- Rebooting the Computer
- AMD Secure Processor
 - Firmware-Upgrade

Resetting SecureTSC

- Rebooting the Computer
- AMD Secure Processor
 - Firmware-Upgrade



- Two parameters about SecureTSC:
- SecureTSC Scale
 - SecureTSC Offset


Resetting SecureTSC

- Rebooting the Computer
- AMD Secure Processor
 - Firmware-Upgrade


Two parameters about SecureTSC:

- SecureTSC Scale
- SecureTSC Offset

Used for Live Migration



Co-locating Attackers



Targeted Guest